

# A Low-Cost Very Large Scale Integration Architecture For Idct With Sharing Techniques

S. Shunmugapriya, M. Saravanan

**Abstract:-** The intercommunications between the video devices using different standards are so much inconvenient, thus video codec supporting multiple standards are more useful and more attractive. In this brief, a low cost very large scale integration (VLSI) architecture is designed for multistandard inverse Discrete Cosine transform. It is used in multistandard decoder of MPEG-2, MPEG-4 ASP, and VC-1. Two circuit share strategies, factor share (FS) an adder share (AS) are applied to the inverse transform architecture for saving its circuit resource. Pipelined stages are used in this Multistandard inverse transform to increase the operational speed.

**Keywords:-** Hardware Share, multiple inverse transform, Video decoding, factor share, adder share.


## 1. INTRODUCTION

Currently, several video compression standards, e.g. MPEG-2, MPEG-4ASP, H.264/AVC and VC-1 (Windows Media Video 9), are widely applied in video codec products, such as digital TV, mobile video, video conference, and so on. Integrating multistandard encoding or decoding circuits into a single chip will increase the area and power consumed, which has a negative impact on the cost of the chip products. Thus, a critical problem that is needed to be solved in multistandard codecs is the increasing cost. It will be competitive that multistandard codecs achieve both high performance and low cost. The circuit share is an efficient method for the circuit resource reduction. The integration of multistandard codec does not mean that several standard codecs are simply gathered together. It is expected to have a higher density of integration by circuit share. Many coding tools from different compression standards are similar, even though their detail algorithms are different, such as motion estimation, inverse transform and inverse quantization, and variable length decoding. Similar coding tools from different standards may be efficiently integrated in a single chip through elaborating circuit share, so that the area of the integrated multistandard chip is much smaller than the total areas of these single standard chips. Discrete cosine transform (DCT) is a key coding tool for video compression. It achieves data compression by converting the high relative spatial domain data into low relative frequent domain data. In this project, a low cost very large scale integration (VLSI) architecture is designed for multistandard inverse transform. It is used in multistandard decoder of MPEG-2, MPEG-4 ASP, and VC-1. Two circuit share strategies, factor share (FS) an adder share (AS), are applied to the inverse transform architecture for saving its circuit resource.

## 2. CIRCUIT SHARE STRATEGIES

### 2.1 FACTOR SHARING

The circuit area can be efficiently reduced by adopting appropriate circuit share strategies. Multiplication operations are needed in traditional IDCT processing. However, the circuit of multiplier is relatively complicated for VLSI implementation. Thus, the multiplier-less transform is preferred. In the multiplier-less transform, each element of the IDCT matrix is equally expressed as the sum of several binary factors. The expression can be friendly implemented with additions and shifts in the digital system. Although some elements in the integer IDCT matrix are different, some sums of their binary factors (SBFs) are possibly the same. The same SBFs can be shared in the multiplier-less implementation of the integer IDCT. This circuit optimization strategy is called as FS. FS helps to avoid the repeating circuit implementations of these same SBFs.



**Figure1. Circuit of element factorization (a) without FS (b) with FS**

Figure 1 shows the circuit element factorization without Factor Sharing and with Factor Sharing. Different binary factorization forms have different share factors  $e\Delta$ . However, it is fortunate that the elements of the IDCT are usually not complicated. It is possible to obtain an optimal or near-optimal  $e\Delta$  reducing the circuits as possible. Figure 2. shows the Circuit architecture of  $bcde(x)$  of MPEG-2/4 8-point IDCT based on Factor Sharing.

- S. Shunmugapriya
- PG Scholar, SNS college of technology, Coimbatore. [spshunmugapriya67@gmail.com](mailto:spshunmugapriya67@gmail.com)
- M. Saravanan
- Asst. Professor, SNS College of technology, Coimbatore. [saranecedgl@gmail.com](mailto:saranecedgl@gmail.com)




Figure 2 Circuit architecture of bcde(x) of MPEG-2/4 8-point IDCT based on FS

2.2 ADDER SHARING

In the multiplier-less implementation of IDCT, the adder consumes more circuit resources than other operators; thus, AS is employed to share the adders among different IDCTs. Figure 3 shows the Circuit of element factorization without Adder Sharing, and with Adder Sharing.




Figure 3. (a) Circuit of element factorization without AS, (b) with AS.




Figure 4. architecture of the bcde(x) of integrating MPEG-2/4 and VC -1 IDCTs based on AS

Figure 4 shows the Circuit architecture of the bcde(x) of integrating MPEG-2/4 and VC -1 8-point IDCTs based on AS and Figure 5 shows the VLSI architecture of 1-D multistandard IDCT




Figure 5. VLSI architecture of 1-D multistandard IDCT

### 3. SIMULATION RESULTS

#### 3.1 WAVE FORM FOR BCDE




Figure 6. Output waveform for subunit bcde

Figure 6 shows the output waveform of subunit bcde. In this  $x_1, x_3, x_5, x_7$  are the input of bcde and outputs are  $b_x, c_x, d_x, e_x$  then seven adders are used in this bcde unit. This bcde unit is used to design the 1-D multistandard IDCT.

#### 3.2 WAVE FORM FOR AFG




Figure 7 Output waveform for subunit afg

Figure 7 shows the output waveform of subunit afg. In this  $x_0, x_2, x_4, x_8$  are the input of subunit afg and outputs are  $a_x, f_x, g_x$ . Three adders are used in  $a_x$  and Five adders are used in  $f_x, g_x$ .

#### 3.3 WAVE FORM FOR IDCT




Figure 8. Output waveform for IDCT

Figure 8 shows the output waveform of the 1-D multistandard IDCT. It consists of bcde and afg sub units.

$x_0, x_2, x_4, x_6$  are the inputs of afg and  $x_1, x_3, x_7, x_5$  are the inputs of bcde.  $T_4$  and  $V_4$  are the output of afg and bcde.  $t_4, v_4$  are given to the adder tree then it produces IDCT output.

#### 3.4 PIPELINED IDCT

To achieve efficient hardware shares with IDCT, we use the inverse transform matrix in AVS to reduce the hardware cost and computational complexity for the IDCT design. The purpose of the hardware sharing design is to reduce the hardware cost when the multiple inverse transforms are used for the multiple-standard video decoder. Pipelined stages are used to increase the operational speed.




Figure 9. VLSI Architecture of Pipelined IDCT

#### 3.4.1 COMPARISON TABLE

PARAMETER	NORMAL V4	PIPELINED V4
DELAY	20.50	16.82

Figure 10. Delay Comparison Table

#### 3.4.2 COMPARISON GRAPH




Figure 10. Delay comparison graph

### 3.5 WAVE FORM FOR PIPELINED IDCT




Figure 11. Output waveform for pipelined IDCT

### 4. CONCLUSION

IDCTs of several standards are integrated in the proposed architecture. The circuits are efficiently shared and saved based on the FS and AS strategies. For the hardware sharing design of the fast 1-D  $4 \times 4$  and  $8 \times 8$  integer transforms, the common hardware modules are shared to reduce the total hardware costs. Thus, the hardware costs of the proposed 1-D and 2-D hardware-sharing designs are smaller than those of the individual and separate designs without shares. It can be concluded that a high decoding capability is achieved in small IDCT architecture area. With the hardware share, the proposed architecture is suitable for the low-cost implementation of the VC-1, MPEG-2, MPEG-4 ASP, H.264/AVC codec.

### 5. ACKNOWLEDGEMENT

We thank to Dr. P. Ramamoorthi, Prof. S. Arumugam, Prof. B. Devi of the VLSI Division, SNS College of Technology, Coimbatore, for their contribution of this work.

### 6. REFERENCES

- [1]. N. Ahmed, T. Natarajan, and K. R. Rao, "On image processing and a discrete cosine transform," *IEEE Trans. Comput.*, vol. C-23, no. 1, pp. 90–93, Jan. 1974.
- [2]. S. Lee and K. Cho, "Architecture of transform circuit for video decoders supporting multiple standards," *Electron. Lett.*, vol. 44, no. 4, pp. 274–275, Feb. 2008.
- [3]. N. T. Ngo, T. T. T. Do, T. M. Le, Y. S. Kadam, and A. Bermak, "ASIP controlled inverse integer transform for H.264/AVC compression," in *Proc. IEEE/IFIP Int. Symp. Rapid Syst. Prototyping*, 2008, pp. 158–164.
- [4]. Y. Li, Y. He, and S. L. Mei, "A highly parallel joint VLSI architecture for transforms in H.264/AVC," *J. Signal Process. Syst.*, vol. 50, no. 1, pp. 19–32, Jan. 2008.
- [5]. C. P. Fan and G. A. Su, "Fast algorithm and low-cost hardware-sharing design of multiple integer transforms for VC-1," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 10, pp. 788–792, Oct. 2009.
- [6]. W. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," *IEEE Trans. Commun.*, vol. COM-25, no. 9, pp. 1004–1009, Sep. 1977.
- [7]. *IEEE Standard Specifications for the Implementations of  $8 \times 8$  Inverse Discrete Cosine Transform*, IEEE Standard 1180-1990, 1990.
- [8]. T. C. Wang, Y. W. Huang, H. C. Fang, and L. G. Chen, "Parallel  $4 \times 4$  2D transform and inverse transform architecture for MPEG-4 AVC/H.264," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2003, pp. 800–803.
- [9]. H. Qi, Q. Huang, and W. Gao, "A low-cost very large scale integration architecture for multistandard inverse transform," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 7, pp. 551–555, Jul. 2010.
- [10]. Coding of Still Pictures, ISO/IEC JTC 1/SC 29/WG 1, 2009.
- [11]. Video Coding Standard, Information Technology—Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to About 1.5 Mbit/s—Part 2: Video, ISO/IEC 11172-2 MPEG-1, 1993.
- [12]. Video Coding Standard, Information technology—Generic Coding of Moving Pictures and Associated Audio Information: Video, ISO/IEC 13818-2 MPEG-2, 1995.
- [13]. Video Coding Standard, Information Technology—Coding of Audio-Visual Objects—Part 2: Visual, ISO/IEC 14496-2 MPEG-4, 2004.
- [14]. T. Wiegand and G. Sullivan, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T rec. H.264/ISO/IEC 14496-10 AVC), Presented at Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, 2003.