FAIRCHILD

SEMICONDUCTOR

MM74HCT273 Octal D-Type Flip-Flop with Clear

General Description

The MM74HCT273 utilizes advanced silicon-gate CMOS technology. It has an input threshold and output drive similar to LS-TTL with the low standby power of CMOS.

These positive edge-triggered flip-flops have a common clock and clear-independent Q outputs. Data on a D input, having the specified set-up and hold time, is transferred to the corresponding Q output on the positive-going transition of the clock pulse. The asynchronous clear forces all outputs LOW when it is LOW.

All inputs to this device are protected from damage due to electrostatic discharge by diodes to V_{CC} and ground.

February 1984

Revised February 1999

MM74HCT devices are intended to interface TTL and NMOS components to CMOS components. These parts can be used as plug-in replacements to reduce system power consumption in existing designs.

Features

- Typical propagation delay: 20 ns
- Low quiescent current: 80 μA maximum (74HCT series)
- Fanout of 10 LS-TTL loads

Ordering Code:

Order Number	Package Number	Package Description	
MM74HCT273WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide	
MM74HCT273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	
MM74HCT273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	
MM74HCT273N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



MM74HCT273

(Each Flip-Flop)

Inputs			Outputs
Clear	Clock	D	Q
L	Х	Х	L
н	Ŷ	Н	Н
н	Ŷ	L	L
н	L	Х	Q0

Truth Table

 $\begin{array}{l} \mathsf{H} = \mathsf{H}\mathsf{I}\mathsf{G}\mathsf{H} \mbox{ Level (steady-state)} \\ \mathsf{L} = \mathsf{L}\mathsf{OW} \mbox{ Level (steady-state)} \\ \mathsf{X} = \mathsf{Don't} \mbox{ Care} \\ \widehat{\uparrow} = \mathsf{Transition from LOW-to-HIGH level} \\ \mathfrak{Q} 0 = \mathsf{The level of } \mathsf{Q} \mbox{ before the indicated steady-state input conditions were established.} \end{array}$

Logic Diagram



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

(Note 2)

Recommended Operating Conditions

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Voltage (V _{IN})	$-1.5V$ to $V_{CC} + 1.5V$
DC Output Voltage (V _{OUT})	–0.5V to V_{CC} + 0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per Pin (I _{OUT})	±25 mA
DC V _{CC} or GND Current, per Pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+ 150^{\circ}C$
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
(t _r , t _f)		500	ns
Note 1: Absolute Maximum Ratings are those age to the device may occur.	values b	eyond whi	ch dam-
Note 2: Unless otherwise specified all voltages	are refere	enced to g	round.

Note 3: Power dissipation temperature derating—plastic "N" package: -12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

$V_{CC} = 5V \pm 10\%$ unless otherwise specified $T_A = -40^{\circ}C \text{ to } 85^{\circ}C \ T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ $T_A = 25^{\circ}C$ Symbol Parameter Conditions Units Тур **Guaranteed Limits** Minimum HIGH Level VIH 2.0 2.0 2.0 V Input Voltage Maximum LOW Level 0.8 0.8 V_{IL} 0.8 V Input Voltage V_{ОН} Minimum HIGH Level $V_{IN} = V_{IH} \text{ or } V_{IL}$ Output Voltage $|I_{OUT}| = 20 \ \mu A$ V_{CC} V_{CC}-0.1 V_{CC}-0.1 V_{CC}-0.1 V $|I_{OUT}| = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 3.98 4.2 3.84 V 3.7 $|I_{OUT}| = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$ 5.2 4.98 4.84 4.7 V $V_{IN} = V_{IH} \text{ or } V_{IL}$ Minimum LOW Level V_{OL} Voltage $|I_{OUT}| = 20 \ \mu A$ 0 0.1 0.1 0.1 V $|I_{OUT}| = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 0.2 0.26 0.33 0.4 V $|I_{OUT}| = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$ 0.33 V 0.2 0.26 0.4 Maximum Input $V_{IN} = V_{CC}$ or GND, ±1.0 μΑ ±0.1 ±1.0 I_{IN} Current V_{IH} or V_{IL} Maximum Quiescent $V_{IN} = V_{CC} \text{ or } GND$ 8 80 160 μΑ I_{CC} Supply Current $I_{OUT} = 0 \ \mu A$ V_{IN} = 2.4V or 0.5V (Note 4) 0.6 0.8 0.9 mΑ

Note 4: Measured per pin, all other inputs held at V_{CC} or GND.

MM74HCT273

AC Electrical Characteristics

00 · A	Parameter	Conditions	Тур	Guaranteed	Units
Symbol				Limite	
				Linits	
f _{MAX}	Maximum Operating Frequency		68	30	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay from Clock to Q		18	30	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay from Clear to Q		21	30	ns
t _{REM}	Minimum Removal Time, Clear to Clock		-1	5	ns
t _S	Minimum Set-Up Time D to Clock		6	20	ns
t _H	Minimum Hold Time Clock to D		-3	5	ns
t _W	Minimum Pulse Width Clock or Clear		10	16	ns

AC Electrical Characteristics

 V_{CC} = 5.0V \pm 10%, C_L = 50 pF, t_r = t_f = 6 ns unless otherwise specified

Symbol	Parameter	Conditions	T _A =	≥25°C	$T_A = -40^{\circ}C$ to $85^{\circ}C$	$T_A=-55^\circ C$ to $125^\circ C$	Unito	
		Conditions	Тур	1	Guaranteed L	Units		
f _{MAX}	Maximum Operating		68	27	21	18	MHz	
	Frequency							
t _{PHL} , t _{PLH}	Maximum Propagation		22	37	46	56	ns	
	Delay from Clock to Q							
t _{PHL} , t _{PLH}	Maximum Propagation		25	35	44	52	ns	
	Delay from Clear to Q							
t _{REM}	Minimum Removal		-1	5	6	7	ns	
	Time Clear to Clock							
ts	Minimum Set-Up Time		6	20	25	30	ns	
	D to Clock							
t _H	Minimum Hold Time		-3	5	5	5	ns	
	Clock to D							
t _W	Minimum Pulse Width		10	16	25	30	ns	
	Clock or Clear							
t _r , t _f	Maximum Input Rise			500	500	500	ns	
	and Fall Time, Clock							
t _{THL} , t _{TLH}	Maximum Output Rise		11	15	19	22	ns	
	and Fall Time							
C _{PD}	Power Dissipation	(Per Flip-Flop)	50				pF	
	Capacitance (Note 5)							
CIN	Maximum Input		6	10	10	10	pF	
	Capacitance							

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_{S}=C_{PD} \; V_{CC}{}^{2} \; f + I_{CC}. \label{eq:scalar}$





