

Data sheet acquired from Harris Semiconductor SCHS102C – Revised October 2003

CD40147B Types

10-Line to 4-Line BCD Priority Encoder

High-Voltage Types (20-Volt Rating)

The CD40147B CMOS encoder features priority encoding of the inputs to ensure that only the highest-order data line is encoded. Ten data input lines (0-9) are encoded to four-line (8, 4, 2, 1) BCD. The highest priority line is line 9. All four output lines are logic 1 (V_{SS}) when all input lines are logic 0. All inputs and outputs are buffered, and each output can drive one TTL low-power Schottky load. The CD40147B is functionally similar to the TTL54/74147 if pin 15 is tied low

The CD40147B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

FUNCTIONAL GATING

Features:

- Encodes 10-line to 4-line BCD
- Active low inputs and outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' ' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature

rancal =

1 V at V_{DD} = 5 V


2 V at V_{DD} = 10 V

2.5 V at VDD = 15 V

Applications:

- Keyboard encoding
- 10-line to BCD encoding
- Range selection

92CM - 30956



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIN	UNITS	
CHANACTERISTIC	Min.	Max.	UNTIS
Supply Voltage Range (For T _A = Full Package Temperature Range)	3	18	v

TRUTH TABLE (Negative Logic)

	INPUTS							OUTPUTS						
Į	0	1	2	3	4	5	6	7	8	9	D	С	В	Α
	0	0	0	0	0	0	0	0	0	0	1	1	1	1
)B	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	X	1	0	0	0	0	0	0	0	0	0	0	0	1
. 1	Х	X	1	0	0	0	0	0	0	0	0	0	1	0
) •	X	х	X	1	0	0	0	0	0	0	0	0	1	1
	X	×	Х	×	1	0	0	0	0	0	0	1	0	0
90	Х	X	Х	Х	×	1	0	0	0	0	0	1	0	1
- 1	Х	х	×	X	X	X	1	. 0	0	0	0	1	1	0
	Х	х	X	Х	х	х	х	1	0	0	0	1	1	1
ı	Х	Х	х	Х	Х	х	Х	Х	1	0	1	0	0	0
	X	Х	Х	Х	Х	х	Х	Х	Х	1	1	0	0	1

* INPUTS PROTECTED BY COS/MOS PROTECTION NETWORK

Fig. 1 - CD40147B logic diagram.

0 = High Level

1 = Low Level

X = Don't Care




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.




Fig. 4 — Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

92CS - 24322

CD40147B Types


MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

DRAIN-TO-SOURCE VOLTAGE (VDS)-V -15 -10 AMBIENT TEMPERATURE (TA)=25°C 9205-2452192

Fig. 5 - Minimum output high (source) current characteristics. AMBIENT TEMPERATURE (TA)=25°C

STATIC ELECTRICAL CHARACTERISTICS TLH) 를 200 CONDITIONS LIMITS AT INDICATED TEMPERATURES (°C) N CHARAC-**TERISTIC** TS **V**DD V_o V_{IN} +25 ě (V) (V) -55 -40 +85 +125 (V) Min. Тур. Max. Quiescent 5 5 5 150 150

0,5 0.04 5 Device 0,10 10 10 10 300 300 0.04 10 Current, IDD 0,15 15 20 20 600 0.04 20 600 Max. 0,20 20 100 100 3000 3000 0.08 100 Output Low (Sink) 0.64 0,5 5 0.61 0.42 0.4 0.36 0.51 1 _ 0.5 0,10 10 1.6 1.5 1.1 0.9 1.3 2.6 Current IoL Min. 1.5 0,15 15 4.2 4 2.8 2.4 3.4 6.8 Output -0.64 4.6 0,5 5 -0.61 -0.42 -0.36 -0.51 -1



3.5

7

11

Input High

Input Current

Voltage,

V_{ін} Міп.

In Max.

0.5,4.5

1,9

1.5,13.5

5


10

15

18 ±0.1

__

0,18



LOAD CAPACITANCE (CL)-pF

Fig. 6 - Typical transition time as a function of

load capacitance.




Fig. 8 - Typical dynamic power dissipation as a function of input frequency.

3.5

7

11

±1

__

±10⁻⁵

±0.1

CD40147B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TEST CONDITIONS	LIMITS ALL TYPES		UNITS		
	.*	V _{DD} (V)	Тур.	Max.	:	
Propagation Delay Time,		5	450	900		
tpLH, tpHL		10	200	400	ns	
In-Phase Output	Any input to any	15	150	300		
	output	5	425	850		
Out-of-Phase Output		10	175	350	ns	
		15	125	250		
		5	100	200		
Transition Time, t _{THL} , t _{TLH}		10	50	100	ns	
		15	40	80		
Input Capacitance, C ₁	Any Input		5	7.5	pF	




Fig. 9 — Dynamic power dissipation test circuit.




Fig. 10 — Quiescent device current test circuit.




Fig. 11 - Input voltage test circuit.





Fig. 12 - Input current test circuit.

9205-30957

CD40147B TERMINAL ASSIGNMENT




Dimensions and pad layout for CD40147BH

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated