HPCwire: Researchers Rework Internal Microchip Connections

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Tabor Communications
Corporate Video

Leading HPC
Solution Providers

July 17, 2012

Researchers Rework Internal Microchip Connections

CAMBRIDGE, Mass., July 17 -- Researchers at MIT have developed a new approach to creating the complex array of wires and connections on microchips, using a system of self-assembling polymers. The work could eventually lead to a way of making more densely packed components on memory chips and other devices.

The new method — developed by MIT visiting doctoral student Amir Tavakkoli of the National University of Singapore, along with two other graduate students and three professors in MIT's departments of Electrical Engineering and Computer Science (EECS) and Materials Science and Engineering (DMSE) — is described in a paper published this August in the journal Advanced Materials; the paper is available online now.

The process is closely related to a method the same team described last month in a paper in Science, which makes it possible to produce three-dimensional configurations of wires and connections using a similar system of self-assembling polymers.

In the new paper, the researchers describe a system for producing arrays of wires that meet at right angles, forming squares and rectangles. While these shapes are the basis for most microchip circuit layouts, they are quite difficult to produce through self-assembly. When molecules self-assemble, explains Caroline Ross, the Toyota Professor of Materials Science and Engineering and a co-author of the papers, they have a natural tendency to create hexagonal shapes — as in a honeycomb or an array of soap bubbles between sheets of glass.

For example, an array of tiny ball bearings in a box "tends to give a hexagonal symmetry, even though it's in a square box," Ross says. "But that's not what circuit designers want. They want patterns with 90-degree angles" — so overcoming that natural tendency was essential to producing a useful self-assembling system, she says.

The team's solution creates an array of tiny posts on the surface that guides the patterning of the self-assembling polymer molecules. This turns out to have other advantages as well: In addition to producing perfect square and rectangular patterns of tiny polymer wires, the system also enables the creation of a variety of shapes of the material itself, including cylinders, spheres, ellipsoids and double cylinders. "You can generate this astounding array of features," Ross says, "with a very simple template."

Karl Berggren, an associate professor of electrical engineering at MIT and a co-author of the paper, explains that these complex shapes are possible because "the template, which is coated so as to repel one of the polymer components, causes a lot of local strain on the pattern. The polymer then twists and turns to try to avoid this strain, and in so doing rearranges on the surface. So we can defeat the polymer's natural inclinations, and make it create much more interesting patterns."

This system can also produce features, such as arrays of holes in the material, whose spacing is much closer than what can be achieved using conventional chip-making methods. That means it can produce much more closely packed features on the chip than today's methods can create — an important step in the ongoing efforts to pack more and more electronic components onto a given microchip.

"This new technique can produce multiple [shapes or patterns] simultaneously," Tavakkoli says. It can also make "complex patterns, which is an objective for nanodevice fabrication," with fewer steps than current processes. Fabricating a large area of complex circuitry on a chip using electron-beam lithography "could take several months," he says. By contrast, using the self-assembling polymer method would take only a few days.

That's still far too long for manufacturing a commercial product, but Ross explains that this step needs to be done only once to create a master pattern, which can then be used to stamp a coating on other chips in a very rapid fabrication process.

The technique could extend beyond microchip fabrication as well, Ross says. For example, one approach to the quest to pack ever-greater amounts of data onto magnetic media such as computer hard disks is to use a magnetic coating with a very fine pattern stamped into it, precisely defining the areas where each bit of data is to be stored. Such fine patterning could potentially be created using this self-assembly method, she says, and then stamped onto the disks.

Tavakkoli and Ross' colleagues in this work are DMSE doctoral students Adam Hannon and Kevin Gotrik, DMSE professor Alfredo Alexander-Katz and EECS professor Karl Berggren. The research, which included work at MIT's Nanostructures Laboratory and Scanning-Elecrron-Beam Lithography facility, was funded by the Semiconductor Research Corporation, the Center on Functional Engineered Nano Architectonics, the National Resources Institute, the Singapore-MIT Alliance, the National Science Foundation, the Taiwan Semiconductor Manufacturing Company and Tokyo Electron.

-----

Source: MIT

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

July 18, 2012

July 17, 2012

July 16, 2012

July 13, 2012

July 12, 2012

July 11, 2012

July 10, 2012

July 09, 2012

Feature Articles

Researchers Squeeze GPU Performance from 11 Big Science Apps

In a report published this week, researchers documented that GPU-equipped supercomputers enabled application speedups between 1.4x and 6.1x across a range of well-known science codes. While those results aren't the order of magnitude performance increases that were being bandied about in the early days of GPU computing, the researchers were encouraged that the technology is producing consistently good results with some of the most popular HPC science applications in the world.
Read more...

Intel Expands HPC Collection with Whamcloud Buy

Intel Corporation has acquired Whamcloud, a startup devoted to supporting the open source Lustre parallel file system and its user community. The deal marks the latest in a line of high performance computing acquisitions that Intel has made over the past few years to expand its HPC footprint.
Read more...

DOE Primes Pump for Exascale Supercomputers

Intel, AMD, NVIDIA, and Whamcloud have been awarded tens of millions of dollars by the US Department of Energy (DOE) to kick-start research and development required to build exascale supercomputers. The work will be performed under the FastForward program, a joint effort run by the DOE Office of Science and the National Nuclear Security Administration (NNSA) that will focus on developing future hardware and software technologies capable of supporting such machines.
Read more...

Read more HPCwire features...

Around the Web

Aussie Supercomputer Simulates Common Cold's Susceptibility to New Drug

Jul 18, 2012 | Blue Gene/Q super gives researchers better picture of drug-virus interaction.
Read more...

HPC Community Remembers Allan Snavely

Jul 17, 2012 | Co-creator of Gordon supercomputer suffers fatal heart attack.
Read more...

Developing Diminutive Transitors is a Fight Against Physics

Jul 16, 2012 | EUV lithography, the technology chipmakers are counting on to keep Moore's Law alive, is behind schedule.
Read more...

New Mexico to Pull Plug on Encanto, Former Top 5 Supercomputer

Jul 12, 2012 | State says supercomputing center can’t pay bills to keep machine running.
Read more...

Computer Program Learns Games by Watching People

Jul 11, 2012 | Computer scientist builds intelligent machine with single-core laptop and some slick algorithms.
Read more...

Read more headlines...

Tackling the Data Deluge: File Systems and Storage Technologies

06/25/2012 | NetApp | A single hour of data collection can result in 7+ million files from just one camera. Collection opportunities are limited and must be successful every time. As defense and intelligence agencies seek to use the data collected to make mission-critical battlefield decisions, there’s greater emphasis on smart data and imagery collection, capture, storage and analysis to drive real-time intelligence. The data gathered must accurately and systematically be analyzed, integrated and disseminated to those who need it – troops on the ground. This reality leads to an inevitable challenge – warfighters swimming in sensors, drowning in data. With the millions, if not billions, of sensors providing all-seeing reports of the combat environment, managing the overload demands a file system and storage infrastructure that scales and performs while protecting the data collected. Part II of our whitepaper series highlights NetApp’s scalable, modular, and flexible storage solution to handle the demanding requirements of sophisticated ISR environments.

View the White Paper Library

Michael Wolfe Webinar: PGI Accelerator with OpenACC

Join Michael for a look at the first PGI Accelerator Fortran and C compilers to include comprehensive support for OpenACC, the new open standard for programming accelerators using compiler directives.