HPCwire: Cray to Use Intel Phi Chips in Cascade Systems

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Leading HPC
Solution Providers

June 18, 2012

Cray to Use Intel Phi Chips in Cascade Systems

SEATTLE, WA and HAMBURG, Germany, June 18 -- At the 2012 International Supercomputing Conference in Hamburg, Germany, global supercomputer leader Cray Inc. today announced that the Company’s next-generation supercomputer code-named “Cascade” will be available with Intel Corporation’s new Intel Xeon Phi coprocessors. The Intel Xeon Phi product family is based on Intel’s Many Integrated Core (Intel MIC) architecture, which is designed for highly parallel workloads.

“The Cascade supercomputer will be the result of the most ambitious R&D program Cray has ever embarked on, and our next-generation system is now made even more compelling with today’s exciting announcement that the Cascade system will be available with the Intel Xeon Phi coprocessors,” said Peg Williams, Cray’s senior vice president of high performance computing systems. “Intel’s MIC architecture features a strong balance of performance, programmability and power efficiency, and combining the Intel Xeon Phi coprocessors with the innovative supercomputing technologies we are incorporating into Cascade, will allow us to provide our HPC customers with a supercomputer that is unmatched for balance, scalability, reliability and price/performance on real-world applications.”

Cray’s next-generation Cascade supercomputer, which is expected to be available in the first half of 2013, is the next step in Cray’s Adaptive Supercomputing vision. The system will feature a continuing evolution of the Cray Linux Environment, Cray’s HPC-optimized programming environment, and the next-generation system interconnect, codenamed “Aries”. Cascade will be able to handle a wide variety of processor types, including Intel® Xeon® processors E5-2600 product family – a first for Cray’s high-end systems – and now the Intel Xeon Phi coprocessor, further extending the flexibility of Cray supercomputers.

“The Intel Xeon Phi coprocessor is optimized to deliver the highest levels of parallel performance, and the combination of Cray’s next-generation Cascade supercomputer paired with Intel processors and coprocessors will provide a powerful resource for HPC users,” said Raj Harza, Intel VP and general manager of Technical Computing Group. “Cray’s Cascade system will feature highly innovative HPC technologies, and we are excited that our collaboration with Cray will enable researchers and scientists to achieve breakthrough innovations and discoveries.”

A number of leading HPC centers have already signed contracts with Cray to purchase Cascade systems. In October 2010, Cray announced it had signed a contract with the University of Stuttgart to provide a Cascade system to the High Performance Computing Center Stuttgart (HLRS) in Germany. In December 2011, Cray announced it was awarded a contract to provide a Cascade supercomputer to the Academic Center for Computing and Media Studies (ACCMS) at Kyoto University in Kyoto, Japan.

The Cascade supercomputer is made possible in part by Cray’s participation in the Defense Advanced Research Project Agency’s (DARPA) High Productivity Computing Systems program.

About Cray Inc.

As a global leader in supercomputing, Cray provides highly advanced supercomputers and world-class services and support to government, industry and academia. Cray technology is designed to enable scientists and engineers to achieve remarkable breakthroughs by accelerating performance, improving efficiency and extending the capabilities of their most demanding applications. Cray’s Adaptive Supercomputing vision is focused on delivering innovative next-generation products that integrate diverse processing technologies into a unified architecture, allowing customers to surpass today’s limitations and meeting the market’s continued demand for realized performance. Go to www.cray.com for more information.

-----

Source: Cray Inc.

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

June 21, 2012

June 20, 2012

June 19, 2012

June 18, 2012

June 15, 2012

June 14, 2012

June 13, 2012

June 12, 2012

Feature Articles

Exascale Computing: The View from Argonne

As a result of the dissolution of DARPA's UHPC program, the driving force behind exascale research in the US now resides with the Department of Energy, which has embarked upon a program to help develop this technology. To get a lab-centric view of the path to exascale, HPCwire asked a three of the top directors at Argonne National Laboratory -- Rick Stevens, Michael Papka, and Marc Snir -- to provide some context for the challenges and benefits of developing these extreme scale systems.
Read more...

TOP500 Gets Dressed Up with New Blue Genes

The 39th TOP500 list was released today at the International Supercomputing Conference in Hamburg, Germany, with a new machine at the top. Sequoia, an IBM Blue Gene/Q machine, delivered a world record 16 petaflops on Linpack, knocking RIKEN's 10-petaflop K Computer into second place. The Japanese K machine had held the TOP500 title for a year.
Read more...

Intel Will Ship Knights Corner Chip in 2012

On Monday at the International Supercomputing Conference in Hamburg, Intel announced that Knights Corner, the company's first manycore product, would be in production before the end of 2012. The company also released a few more details about the upcoming product line, including the creation of a new Xeon brand for the architecture, some performance updates on pre-production silicon, and Cray's adoption of MIC as part of its future Cascade supercomputer.
Read more...