HPCwire: Upcoming ScaleMP Foundation To Support MIC Architecture

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Leading HPC
Solution Providers

June 19, 2012

Upcoming ScaleMP Foundation To Support MIC Architecture

CUPERTINO, Calif., July 19 -- ScaleMP, a leading provider of virtualization solutions for high-end computing, is announcing that vSMP Foundation now supports Intel’s Many Integrated Core Architecture (Intel MIC Architecture) including first commercially available product from the new Intel Xeon Phi product family, codenamed “Knights Corner”, scheduled for production in second half of this year. vSMP Foundation creates a single virtual machine (VM) representing all the cores and memory of the host system as well as the Intel MIC architecture based Intel Xeon Phi coprocessor. The VM gives developers and users access to the entire compute and memory resources (host processor and Xeon Phi coprocessor) from a unified execution environment. This new paradigm allows for hundreds of cores to be used in a heterogeneous environment to run any x86 applications. Large numbers of cores and hundreds of GB of memory can be dedicated to a single application, using traditional shared-memory programming model.

“We are very pleased to be working with ScaleMP on an innovative solution that gives users transparent access to all of the power of the upcoming Intel Xeon Phi products. With vSMP Foundation software support for the new Intel Xeon Phi product family, we are providing an industry leading performance in a simple and easy to use environment to program and operate,” stated Paresh Pattani, Intel Director for Data Center Computing.

“vSMP Foundation for the Intel Xeon Phi coprocessor based platform will virtualize both the Intel Xeon processor and the Intel Xeon Phi coprocessor based platform cores as well as host and Intel Xeon Phi coprocessor memory to act like a single Symmetric Multiprocessing (SMP) system. Users will have easy access to all of the computing and memory resources, greatly simplifying their development and production environments,” stated Shai Fultheim, founder and CEO of ScaleMP.

vSMP Foundation for the Intel Xeon Phi product family will support a single VM across both Intel Xeon cores and Intel Xeon Phi coprocessor cores – providing unified execution environment for shared memory codes. The VM will allow all cores to access a unified memory pool, comprised from the host memory and the Intel Xeon Phi coprocessor memory – dismissing the need for programmatically buffer transfer between host and Intel Xeon Phi coprocessor memory, thus greatly simplifying the development of applications that can make use of Intel’s Xeon Phi product family based platform.

About vSMP Foundation

vSMP Foundation aggregates multiple industry-standard off-the-shelf x86 servers into a single virtual high-end system. vSMP Foundation provides customers with an alternative to traditional expensive symmetrical multiprocessing (SMP) systems and also offers simplified clustering infrastructure with a single operating system. It supports aggregation of up to 128 servers into a single virtual SMP system, providing customers with:

Up to 256 TB of shared memory for large memory requirements;
Up to a 1,024 processor, 32,768 CPUs, virtual SMP, proven scalability and record-breaking memory bandwidth;
Ease of use and lowest total cost of ownership (TCO) for clusters coupled with simplified storage architecture;
On-demand SMP with support for most common provisioning systems, allowing for increased datacenter utilization with consolidated architecture.

For more information on vSMP Foundation please visit http://www.scalemp.com/products.

About ScaleMP

ScaleMP is the leader in virtualization for high-end computing, providing maximum performance and lower total cost of ownership (TCO). The innovative Versatile SMP™ (vSMP) architecture aggregates multiple independent systems into a single virtual system, delivering an industry-standard, high-end symmetric multiprocessing (SMP) computer. Using software to replace custom hardware and components, ScaleMP offers a new, revolutionary computing paradigm. For more information, please call +1 (408) 342-0330 or visit http://www.ScaleMP.com.

-----

Source: ScaleMP

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

June 21, 2012

June 20, 2012

June 19, 2012

June 18, 2012

June 15, 2012

June 14, 2012

June 13, 2012

June 12, 2012

Feature Articles

Exascale Computing: The View from Argonne

As a result of the dissolution of DARPA's UHPC program, the driving force behind exascale research in the US now resides with the Department of Energy, which has embarked upon a program to help develop this technology. To get a lab-centric view of the path to exascale, HPCwire asked a three of the top directors at Argonne National Laboratory -- Rick Stevens, Michael Papka, and Marc Snir -- to provide some context for the challenges and benefits of developing these extreme scale systems.
Read more...

TOP500 Gets Dressed Up with New Blue Genes

The 39th TOP500 list was released today at the International Supercomputing Conference in Hamburg, Germany, with a new machine at the top. Sequoia, an IBM Blue Gene/Q machine, delivered a world record 16 petaflops on Linpack, knocking RIKEN's 10-petaflop K Computer into second place. The Japanese K machine had held the TOP500 title for a year.
Read more...

Intel Will Ship Knights Corner Chip in 2012

On Monday at the International Supercomputing Conference in Hamburg, Intel announced that Knights Corner, the company's first manycore product, would be in production before the end of 2012. The company also released a few more details about the upcoming product line, including the creation of a new Xeon brand for the architecture, some performance updates on pre-production silicon, and Cray's adoption of MIC as part of its future Cascade supercomputer.
Read more...